# **MO1566**

# 1.2mm<sup>2</sup> µPower, 3&5 ppm, Low-Jitter 32.768 kHz Super TC-MO



#### **Features**

- 32.768 kHz ±5 ppm all-inclusive frequency stability
- World's smallest TC-MO Footprint: 1.2 mm²
  - 1.5 x 0.8 mm CSP
  - No external bypass cap required
- Improved stability reduces system power with fewer network timekeeping updates
- Low integrated phase jitter (IPJ) suitable for multiplying up for portable audio: 2.5 nsRMS
- Ultra-low power: +4.5 µA (typ.)
- Operating supply voltage range: +1.62 V to +3.63 V
- Operating temperature ranges: -20°C to +70°C, -40°C to +85°C
- Pb-free, RoHS and REACH compliant

## **Applications**

- Smart watches, health and wellness monitors
- Ultra-accurate RTC reference clock
- Smart utility meters, E-meters
- Internet-of-Things (IoT) with BLE



Pb-Free



RoHS Compliant

## **Electrical Characteristics**

Conditions: Min/Max limits are over temperature, Vdd = +1.8V ±10%, unless otherwise stated. Typicals are at +25°C and Vdd = +1.8V.

#### **Table 1. Electrical Characteristics**

Parameter	Symbol	Min.	Тур.	Max.	Unit	Condition
			Fre	equency ar	nd Stability	
Output Frequency	Fout	32.768		kHz		
Total Frequency Stability [1]	F_stab	-3		+3	ppm	All inclusive, +1.62V to +3.63V
		-5		+5		
Allan Deviation	AD		1e-8	4e-8		1 second averaging time
First Year Frequency Aging	F_aging		±1		ppm	$T_A = +25$ °C, Vdd = +1.8V
		J	itter and Fre	equency Re	sponse Pe	rformance
Integrated Phase Jitter	IPJ		1.8	2.5	ns <sub>RMS</sub>	Integration bandwidth = 100 Hz to 16.384 kHz. Inclusive of + 50 mV peak-to-peaks inusoidal noise on Vdd. Noise frequency 100 Hz to 20 MHz.
RMS Period Jitter	PJRMS		2.5	4	ns <sub>RMS</sub>	10 000 complex per IEDEC standard CED
Peak-to-Peak Period Jitter	PJ <sub>p-p</sub>		20	35	ns <sub>p-p</sub>	10,000 samples, per JEDEC standard 65B
Dynamic Temperature Frequency Response		-0.5		+0.5	ppm/sec	Under temp ramp up to 1.5°C/sec
			Supply Volt	age and Cu	rrent Cons	sumption
Operating Supply Voltage	Vdd	+1.62	+1.80	+1.98	V	
Operating Supply Voltage		+1.62		+3.63	V	
Supply Current	Idd		+4.5	+5.3	μΑ	No load
Start-up Time at Power-up	t_start			300	ms	Measured when supply reaches 90% of final Vdd to the first output pulse.
			Opera	ating Temp	erature Ran	nge
Operating Temperature Range	Op_Temp	-20		+70	°C	"C" ordering code
oporating remperature range		-40		+85	°C	"I" ordering code
				LVCMOS	Output	
Output Rise/Fall Time	tr, tf		9	20	ns	
Output Clock Duty Cycle	DC	45		55	%	
Output Voltage High	VOH	90%			Vdd	I <sub>OH</sub> = -50 μA, 15pF load
Output Voltage Low	VOL			10%	Vdd	$I_{OL}$ = +50 $\mu$ A, 15pF load

#### Note:

<sup>1.</sup> Relative to 32.768 kHz, includes initial tolerance, over temp stability, Vdd, 20% load variation, hysteresis, board-level underfill (5ppm only), 2x reflow. Tested with Agilent 53132A frequency counter. Measured with 100 ms gate time for accurate frequency measurement.



# **Table 2. Pin Configuration**

CSP Pin	Symbol	I/O	Functionality
1	NC	Internal Test	Leave Floating. Do not connect to GND.
2	CLK Out	OUT	Oscillator clock output.
3	Vdd	Power Supply	+1.8V ±10% power supply. Under normal operating conditions, Vdd does not require external bypass/decoupling capacitor(s). MO1566 includes on-chip filtering capacitors. Under extreme noise on the supply, a 10-100 nF low ESR ceramic bypass capacitor may be recommended close to the Vdd pin.
4	GND	Power Supply Ground	Connect to ground.

# NC 1 4 GND CLK Out 2 3 Vdd

Figure 1. Pin Assignment

## **Table 3. Absolute Maximum Ratings**

Attempted operation outside the absolute maximum ratings may cause permanent damage to the part.

Actual performance of the IC is only guaranteed within the operational specifications, not at absolute maximum ratings.

Parameters	Test Conditions	Value	Unit
Continuous Power Supply Voltage Range (Vdd)		-0.5 to +4.0	V
Continuous Maximum Operating Temperature Range		+105	°C
Short Duration Maximum Operating Temperature Range	≤ 30 minutes	+125	°C
Human Body Model (HBM) ESD Protection	JESD22-A114	+2000	V
Charge-Device Model (CDM) ESD Protection	JESD22-C101	+750	V
Machine Model (MM) ESD Protection	T <sub>A</sub> = +25°C	+200	V
Latch-up Tolerance	JESD?	78 Compliant	
Mechanical Shock Resistance	Mil 883, Method 2002	20,000	g
Mechanical Vibration Resistance	Mil 883, Method 2007	70	g
1508 CSP Junction Temperature		+150	°C
Storage Temperature		-65 to +150	°C

# **System Block Diagram**




Figure 2. MO1566 Block Diagram

# MO1566

## 1.2mm<sup>2</sup> µPower, 3&5 ppm, Low-Jitter 32.768 kHz Super TC-MO



## **Description**

MO1566 is an ultra-small, micropower 32.768 kHz TC-MO optimized for battery-powered applications. KDS's silicon MEMS technology enables the first 32 kHz TC-MO in the world's smallest footprint and chip-scale packaging (CSP). Typical supply current is  $+4.5~\mu\text{A}$  under no load condition.

KDS's MEMS oscillators consist of MEMS resonators and a programmable analog circuit. Our MEMS resonators are built with unique MEMS process. A key manufacturing step is Epi-Seal during which the MEMS resonator is annealed with temperatures over +1000°C. Epi-Seal creates an extremely strong, clean, vacuum chamber that encapsulates the MEMS resonator and ensures the best performance and reliability. During Epi-Seal, a poly silicon cap is grown on top of the resonator cavity, which eliminates the need for additional cap wafers or other exotic packaging. As a result, KDS's MEMS resonator die can be used like any other semiconductor die. One unique result of KDS's MEMS process and Epi-Seal manufacturing processes is the capability to integrate KDS's MEMS die with a SOC, ASIC, microprocessor or analog die within a package to eliminate external timing components and provide a highly integrated, smaller, cheaper solution to the customer.

## **TC-MO Frequency Stability**

MO1566 is factory calibrated (trimmed) over multiple temper- ature points to guarantee extremely tight stability over temperature. Unlike quartz crystals that have a classic tuning fork parabola temperature curve with a +25°C turnover point with a 0.04 ppm/C2 temperature coefficient, the MO1566 temperature coefficient is calibrated and corrected over temperature with an active temperature correction circuit. The result is a 32 kHz TC-MO with extremely tight frequency variation over the -40°C to +85°C temperature range.

When measuring the output frequency of MO1566 with a frequency counter, it is important to make sure the counter's gate time is >100ms. Shorter gate time may lead to inaccurate measurements.

#### **Dynamic Temperature Frequency Response**

Dynamic Temperature Frequency Response is the rate of frequency change during temperature ramps. This is an important performance metric when the oscillator is mounted near a high power component (e.g. SoC or power management) that may rapidly change the temperature of surrounding components.

For moderate temperature ramp rates (< 2°C/sec), the dynamic response is primarily determined by the steady-state frequency vs. temperature of the device. The best dynamic response is obtained from parts which have been trimmed to be flat in frequency overtemperature.

For high temperature ramp rates (>5°C/sec), the latency in the temperature compensation loop contributes a larger frequency error, which is dependent on the temperature compensation update rate. This part achieves excellent performance at 3Hz update rate. This device family supports faster update rates for further reducing dynamic frequency error at the expense of slightly increased current consumption. Other compensation refresh rate options include 6Hz, 12Hz, and 24Hz. Contact KDS for other options.



## **Typical Operating Curves**

(T<sub>A</sub> = +25°C, Vdd = +1.8V, unless otherwise stated)




Figure 3. Frequency Stability over Temperature




Figure 4. Supply Current over Temperature (No Load)




Figure 5. Start-up and Steady-State Current Profile




Figure 6. Power Supply Noise Rejection(PSNR)







Figure 7. LVCMOS Output Swing



## **Dynamic Frequency Response for Moderate Temperature Ramps**








Frequency accuracy under a moderate temperature ramp up to 2°C/sec is limited by the TC-MO's trimmed accuracy of the frequency stability over-temperature.

#### Note:

2. Measured relative to 32.768 kHz.



#### **Dynamic Frequency Response for Fast Temperature Ramps**



For temperature ramps >5°C/sec, the frequency accuracy is limited by the update rate of the temperature compensation path (see the 5°C/sec and 10°C/sec plots).


Contact Factory for applications that require improved dynamic performance.

#### Note:

3. Measured relative to 32.768 kHz.



#### **Dimensions and Patterns**




## **Manufacturing Guidelines**

- 1) No Ultrasonic or Megasonic cleaning: Do not subject MO1566 to an ultrasonic or megasonic cleaning environment. Permanent damage or long term reliability issues may occur.
- 2) Applying board-level underfill and overmold is acceptable and will not impact the reliability of the device.
- 3) Reflow profile, per JESD22-A113D.
- 4) The MO1566 CSP includes a protective, opaque polymer top-coat. If the MO1566 will see intense light, especially in the 1.0-1.2µm IR spectrum, we recommend a protective "glob-top" epoxy or other cover to keep the light from negatively impacting the frequency stability.
- 5) For additional manufacturing guidelines and marking/tape-reel instructions, contact KDS.



# **Ordering Information**



## **Revision History**

Revision	Release Date	Change Summary	
0.1	6/30/2015	Advanced datasheet initial release	
0.7	3/11/2016	Preliminary datasheet initial release	
1.0	03/15/2018	Production Datasheet Release, added ±3ppm option	
1.01	05/18/2018	Updated the frequency stability specification in table 1, Electrical Characteristics, to be valid for +1.62V to +3.6	