DAISHINKU CORP.

## Features

- Any frequency between 115 MHz to 137 MHz accurate to 6 decimal places of accuracy
- Operating temperature from $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$. Refer to MO2019 for $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ and MO 2021 for $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ options
- Excellent total frequency stability as low as $\pm 20$ PPM
- Low power consumption of +4.9 mA typical at $125 \mathrm{MHz},+1.8 \mathrm{~V}$
- LVCMOS/LVTTL compatibleoutput
- 5-pin SOT23-5: $2.9 \mathrm{~mm} \times 2.8 \mathrm{~mm}$
- RoHS and REACH compliant, Pb-free, Halogen-free and Antimony-free
- For AEC-Q100 oscillators, refer to MO2024 and MO2025


## Applications

- GEPON, network switches, routers, servers, embedded systems, industrial and medical devices
- Ethernet, PCI-E, DDR, etc.


## Electrical Specifications

Table 1. Electrical Characteristics
All Min and Max limits are specified over temperature and rated operating voltage with 15 pF output load unless otherwise stated. Typical values are at $+25^{\circ} \mathrm{C}$ and nominal supply voltage.

| Parameters | Symbol | Min. | Typ. | Max. | Unit | Condition |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Frequency Range |  |  |  |  |  |  |
| Output Frequency Range | f | 115 | - | 137 | MHz |  |
| Frequency Stability and Aging |  |  |  |  |  |  |
| Frequency Stability | F_stab | -20 | - | +20 | PPM | Inclusive of Initial tolerance at $+25^{\circ} \mathrm{C}$, 1 st year aging at $+25^{\circ} \mathrm{C}$, and variations over operating temperature, rated power supply voltage and load ( $15 \mathrm{pF} \pm 10 \%$ ). |
|  |  | -25 | - | +25 | PPM |  |
|  |  | -50 | - | +50 | PPM |  |
| Operating Temperature Range |  |  |  |  |  |  |
| Operating Temperature Range (Ambient) | T_use | -20 | - | +70 | ${ }^{\circ} \mathrm{C}$ | Extended Commercial |
|  |  | -40 | - | +85 | ${ }^{\circ} \mathrm{C}$ | Industrial |
| Supply Voltage and Current Consumption |  |  |  |  |  |  |
| Supply Voltage | Vdd | +1.62 | +1.8 | +1.98 | V |  |
|  |  | +2.25 | +2.5 | +2.75 | V |  |
|  |  | +2.52 | +2.8 | +3.08 | V |  |
|  |  | +2.7 | +3.0 | +3.3 | V |  |
|  |  | +2.97 | +3.3 | +3.63 | V |  |
|  |  | +2.25 | - | +3.63 | V |  |
| Current Consumption | Idd | - | +6.2 | +7.5 | mA | $\begin{aligned} & \text { No load condition, } \mathrm{f}=125 \mathrm{MHz}, \\ & \mathrm{Vdd}=+2.8 \mathrm{~V},+3.0 \mathrm{~V},+3.3 \mathrm{~V} \text { or }+2.25 \text { to }+3.63 \mathrm{~V} \\ & \hline \end{aligned}$ |
|  |  | - | +5.5 | +6.4 | mA | No load condition, $\mathrm{f}=125 \mathrm{MHz}, \mathrm{Vdd}=+2.5 \mathrm{~V}$ |
|  |  | - | +4.9 | +5.6 | mA | No load condition, $\mathrm{f}=125 \mathrm{MHz}$, Vdd $=+1.8 \mathrm{~V}$ |
| OE Disable Current | I_od | - | - | +4.3 | mA | $\mathrm{Vdd}=+2.5 \mathrm{~V}$ to +3.3 V , $\mathrm{OE}=$ Low, Output in high Z state |
|  |  | - | - | +4.1 | mA | $\mathrm{Vdd}=+1.8 \mathrm{~V}, \mathrm{OE}=$ Low, Output in high Z state |
| Standby Current | I_std | - | +2.6 | +4.3 | $\mu \mathrm{A}$ | $\mathrm{Vdd}=+2.8 \mathrm{~V}$ to $+3.3 \mathrm{~V}, \overline{\mathrm{ST}}=$ Low, Output is weakly pulled down |
|  |  | - | +1.4 | +2.5 | $\mu \mathrm{A}$ | $\mathrm{Vdd}=+2.5 \mathrm{~V}, \overline{\mathrm{ST}}=$ Low, Output is weakly pulled down |
|  |  | - | +0.6 | +1.3 | $\mu \mathrm{A}$ | $\mathrm{Vdd}=+1.8 \mathrm{~V}, \overline{\mathrm{ST}}=$ Low, Output is weakly pulled down |
| LVCMOS Output Characteristics |  |  |  |  |  |  |
| Duty Cycle | DC | 45 | - | 55 | \% | All Vdds |
| Rise/Fall Time | Tr, Tf | - | 1.0 | 2.0 | ns | $\mathrm{Vdd}=+2.5 \mathrm{~V},+2.8 \mathrm{~V},+3.0 \mathrm{~V}$ or $+3.3 \mathrm{~V}, 20 \%-80 \%$ |
|  |  | - | 1.3 | 2.5 | ns | $\mathrm{Vdd}=+1.8 \mathrm{~V}, 20 \%-80 \%$ |
|  |  | - | 1.0 | 2.0 | ns | $\mathrm{Vdd}=+2.25 \mathrm{~V}-+3.63 \mathrm{~V}, 20 \%-80 \%$ |
| Output High Voltage | VOH | 90\% | - | - | Vdd | $\begin{aligned} & \mathrm{IOH}=-4.0 \mathrm{~mA}(\mathrm{Vdd}=+3.0 \mathrm{~V} \text { or }+3.3 \mathrm{~V}) \\ & \mathrm{IOH}=-3.0 \mathrm{~mA}(\mathrm{Vdd}=+2.8 \mathrm{~V} \text { and } \mathrm{Vdd}=+2.5 \mathrm{~V}) \\ & \mathrm{IOH}=-2.0 \mathrm{~mA}(\mathrm{Vdd}=+1.8 \mathrm{~V}) \end{aligned}$ |
| Output Low Voltage | VOL | - | - | 10\% | Vdd | $\begin{aligned} & \mathrm{IOL}=+4.0 \mathrm{~mA}(\mathrm{Vdd}=+3.0 \mathrm{~V} \text { or }+3.3 \mathrm{~V}) \\ & \mathrm{IOL}=+3.0 \mathrm{~mA}(\mathrm{Vdd}=+2.8 \mathrm{~V} \text { and } \mathrm{Vdd}=+2.5 \mathrm{~V}) \\ & \mathrm{IOL}=+2.0 \mathrm{~mA}(\mathrm{Vdd}=+1.8 \mathrm{~V}) \end{aligned}$ |
| Input Characteristics |  |  |  |  |  |  |
| Input High Voltage | VIH | 70\% | - | - | Vdd | Pin 1, OE or $\overline{\text { ST }}$ |
| Input Low Voltage | VIL | - | - | 30\% | Vdd | Pin 1, OE or $\overline{\text { ST }}$ |
| Input Pull-up Impedance | Z_in | 50 | 87 | 150 | $\mathrm{k} \Omega$ | Pin 1, OE logic high or logic low, or $\overline{\text { ST }}$ logic high |
|  |  | 2.0 | - | - | $\mathrm{M} \Omega$ | Pin 1, $\overline{S T}$ logic low |

Table 1. Electrical Characteristics (continued)

| Parameters | Symbol | Min. | Typ. | Max. | Unit | Condition |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Startup and Resume Timing |  |  |  |  |  |  |
| Startup Time | T_start | - | - | 5.0 | ms | Measured from the time Vdd reaches its rated minimum value |
| Enable/Disable Time | T_oe | - | - | 130 | ns | $\mathrm{f}=115 \mathrm{MHz}$. For other frequencies, T_oe = $100 \mathrm{~ns}+3$ * clock periods |
| Resume Time | T_resume | - | - | 5.0 | ms | Measured from the time $\overline{\text { ST }}$ pin crosses 50\%threshold |
| Jitter |  |  |  |  |  |  |
| RMS Period Jitter | T jitt | - | 1.9 | 3.0 | ps | $\mathrm{f}=125 \mathrm{MHz}, \mathrm{Vdd}=+2.5 \mathrm{~V},+2.8 \mathrm{~V},+3.0 \mathrm{~V}$ or +3.3 V |
|  |  | - | 1.6 | 4.0 | ps | $\mathrm{f}=125 \mathrm{MHz}$, Vdd $=+1.8 \mathrm{~V}$ |
| Peak-to-peak Period Jitter | T_pk | - | 12 | 20 | ps | $\mathrm{f}=125 \mathrm{MHz}, \mathrm{Vdd}=+2.5 \mathrm{~V},+2.8 \mathrm{~V},+3.0 \mathrm{~V}$ or +3.3 V |
|  |  | - | 14 | 30 | ps | $\mathrm{f}=125 \mathrm{MHz}$, Vdd $=+1.8 \mathrm{~V}$ |
| RMS Phase Jitter (random) | T_phj | - | 0.5 | 0.9 | ps | Integration bandwidth $=900 \mathrm{kHz}$ to 7.5 MHz |
|  |  | - | 1.3 | 2.0 | ps | Integration bandwidth $=12 \mathrm{kHz}$ to 20 MHz |

Table 2. Pin Description

| Pin | Symbol | Functionality |  |
| :---: | :---: | :---: | :---: |
| 1 | GND | Power | Electrical ground |
| 2 | NC | No Connect | No connect |
| 3 | OE/ $\overline{\text { ST } / N C ~}$ | Output Enable | $\mathrm{H}^{[1]}$ : specified frequency output <br> L : output is high impedance. Only output driver is disabled. |
|  |  | Standby | H or Open ${ }^{[1]}$ : specified frequency output <br> L: output is low (weak pull down). Device goes to sleep mode. Supply current reduces to l_std. |
|  |  | No Connect | Any voltage between 0 and Vdd or Open ${ }^{[1]}$ : Specified frequency output. Pin 3 has no function. |
| 4 | VDD | Power | Power supply voltage ${ }^{[2]}$ |
| 5 | OUT | Output | Oscillator output |

Notes:

1. In OE or $\overline{\mathrm{ST}}$ mode, a pull-up resistor of $10 \mathrm{k} \Omega$ or less is recommended if pin 3 is not externally driven. If pin 3 needs to be left floating, use the NC option.
2. A capacitor of value $0.1 \mu \mathrm{~F}$ or higher between Vdd and GND is required.


Figure 1. Pin Assignments

Table 3. Absolute Maximum Limits
Attempted operation outside the absolute maximum ratings of the part may cause permanent damage to the part. Actual performance of the IC is only guaranteed within the operational specifications, not at absolute maximum ratings.

| Parameter | Min. | Max. |  |
| :--- | :---: | :---: | :---: |
| Storage Temperature | -65 | +150 |  |
| Vdd | -0.5 | +4.0 | ${ }^{\circ} \mathrm{C}$ |
| Electrostatic Discharge | - | +2000 |  |
| Soldering Temperature (follow standard Pb free soldering guidelines) | - | +260 | V |
| Junction Temperature ${ }^{[3]}$ | - | +150 | ${ }^{\circ} \mathrm{C}$ |

Note:
3. Exceeding this temperature for extended period of time may damage the device.

Table 4. Thermal Consideration ${ }^{[4]}$

| Package | $\theta_{\text {JA, }} 4$ Layer Board <br> $\left({ }^{\circ} \mathrm{C} / \mathrm{W}\right)$ | $\theta_{\text {Jc, Bottom }}$ <br> $\left({ }^{\circ} \mathrm{C} / \mathrm{W}\right)$ |
| :---: | :---: | :---: |
| SOT23-5 | 421 | 175 |

Note:
4. Refer to JESD51 for $\theta_{\mathrm{JA}}$ and $\theta_{\mathrm{Jc}}$ definitions, and reference layout used to determine the $\theta_{\mathrm{JA}}$ and $\theta_{\mathrm{Jc}}$ values in the abovetable.

Table 5. Maximum Operating Junction Temperature ${ }^{[5]}$

| Max Operating Temperature | Maximum Operating Junction Temperature |
| :---: | :---: |
| $+70^{\circ} \mathrm{C}$ | $+80^{\circ} \mathrm{C}$ |
| $+85^{\circ} \mathrm{C}$ | $+95^{\circ} \mathrm{C}$ |

Note:
5. Datasheet specifications are not guaranteed if junction temperature exceeds the maximum operating junction temperature.

Table 6. Environmental Compliance

| Parameter | Condition/Test Method |
| :--- | :--- |
| Mechanical Shock | MIL-STD-883F, Method2002 |
| Mechanical Vibration | MIL-STD-883F, Method2007 |
| Temperature Cycle | JESD22, Method A104 |
| Solderability | MIL-STD-883F, Method2003 |
| Moisture Sensitivity Level | MSL1 @ 260 ${ }^{\circ} \mathrm{C}$ |

## Test Circuit and Waveform ${ }^{[6]}$



Figure 2. Test Circuit
Note:
6. Duty Cycle is computed as Duty Cycle $=\mathrm{TH} /$ Period.

## Timing Diagrams



Figure 4. Startup Timing (OE/ST Mode)


T_oe: Time to re-enable the clock output
Figure 6. OE Enable Timing (OE Mode Only)

## Note:

7. MO2002 has "no runt" pulses and "no glitch" output during startup or resume.


Figure 3. Output Waveform


T_resume: Time to resume from ST
Figure 5. Standby Resume Timing ( $\overline{\text { ST }}$ Mode Only)


T_oe: Time to put the output in High Z mode
Figure 7. OE Disable Timing (OE Mode Only)

## Performance Plots ${ }^{[8]}$



Figure 8. Idd vs Frequency


Figure 10. RMS Period Jitter vs Frequency


Figure 12. 20\%-80\% Rise Timevs Temperature


Figure 9. Frequency vs Temperature, +1.8 V


Figure 11. Duty Cycle vs Frequency


Figure 13. 20\%-80\% Fall Time vs Temperature

## Performance Plots ${ }^{[8]}$



Figure 14. RMS Integrated Phase Jitter Random ( 12 kHz to 20 MHz ) vs Frequency ${ }^{[9]}$


Figure 15. RMS Integrated Phase Jitter Random (900 kHz to 20 MHz ) vs Frequency ${ }^{[9]}$

Notes:
8. All plots are measured with 15 pF load at room temperature, unless otherwise stated.
9. Phase noise plots are measured with Agilent E5052B signal source analyzer.

## Programmable Drive Strength

The MO2002 includes a programmable drive strength feature to provide a simple, flexible tool to optimize the clock rise/fall time for specific applications. Benefits from the programmable drive strength feature are:

- Improves system radiated electromagneticinterference (EMI) by slowing down the clock rise/fall time.
- Improves the downstream clock receiver's (RX) jitter by decreasing (speeding up) the clock rise/falltime.
- Ability to drive large capacitive loads while maintaining full swing with sharp edge rates.
For more detailed information about rise/fall time control and drive strength selection, contact KDS.


## EMI Reduction by Slowing Rise/Fall Time

Figure 16 shows the harmonic power reduction as the rise/fall times are increased (slowed down). The rise/fall times are expressed as a ratio of the clock period. For the ratio of 0.05 , the signal is very close to a square wave. For the ratio of 0.45 , the rise/fall times are very close to near-triangular waveform. These results, for example, show that the 11th clock harmonic can be reduced by 35 dB if the rise/fall edge is increased from $5 \%$ of the period to $45 \%$ of the period.


Figure 16. Harmonic EMI reduction as a Function of Slower Rise/Fall Time

## Jitter Reduction with Faster Rise/Fall Time

Power supply noise can be a source of jitter for the downstream chipset. One way to reduce this jitter is to speed up the rise/fall time of the input clock. Some chipsets may also require faster rise/fall time in order to reduce their sensitivity to this type of jitter. Refer to the Rise/Fall Time Tables (Table 7 to Table 11) to determine the proper drive strength.

## High Output Load Capability

The rise/fall time of the input clock varies as a function of the actual capacitive load the clock drives. At any given drive strength, the rise/fall time becomes slower as the output load increases. As an example, for a +3.3 V MO2002 device with default drive strength setting, the typical rise/fall time is 1 ns for 15 pF output load. The typical rise/fall time slows down to 2.6 ns when the output load increases to 45 pF . One can choose to speed up the rise/fall time to 1.83 ns by then increasing the drive strength setting on the MO2002.

The MO2002 can support up to 30 pF maximum capacitive loads with drive strength settings. Refer to the Rise/Tall Time Tables (Table 7 to 11) to determine the proper drive strength for the desired combination of output load vs. rise/fall time.

## MO2002 Drive Strength Selection

Tables 7 through 11 define the rise/fall time for a given capacitive load and supply voltage.

1. Select the table that matches the MO2002 nominal supply voltage ( $+1.8 \mathrm{~V},+2.5 \mathrm{~V},+2.8 \mathrm{~V},+3.0 \mathrm{~V},+3.3 \mathrm{~V}$ ).
2. Select the capacitive load column that matches the application requirement ( 5 pF to 30 pF )
3. Under the capacitive load column, select the desired rise/fall times.
4. The left-most column represents the part number code for the corresponding drive strength.
5. Add the drive strength code to the part number for ordering purposes.

## Calculating Maximum Frequency

Based on the rise and fall time data given in Tables 7 through 11, the maximum frequency the oscillator can operate with guaranteed full swing of the output voltage over temperature can be determined as follows:

$$
M \text { ax } F \text { requency }=\frac{1}{5 \times T r f \_20 / 80}
$$

where Trf_20/80 is the typical value for $20 \%-80 \%$ rise/fall time.

## Example 1

Calculate $\mathrm{f}_{\text {MAX }}$ for the following condition:

- $\mathrm{Vdd}=+3.3 \mathrm{~V}$ (Table 11)
- Capacitive Load: 30 pF
- Desired Tr/f time $=1.31 \mathrm{~ns}$ (rise/fall time part number code = F)

Part number for the above example:
MO2002IE5-CEH-18E0-0137000000


Drive strength code is here.

## Rise/Fall Time (20\% to 80\%) vs C LOAD Tables

Table 7. Vdd = +1.8V Rise/Fall Times for Specific C Load

| Rise/Fall Time Typ (ns) |  |  |  |
| :---: | :---: | :---: | :---: |
| Drive Strength $\backslash \mathbf{C}_{\text {LOAD }}$ | $\mathbf{5} \mathbf{~ p F}$ | $\mathbf{1 5} \mathbf{~ p F}$ | $\mathbf{3 0} \mathbf{~ p F}$ |
| $\mathbf{T}$ | 0.93 | n/a | n/a |
| E | 0.78 | n/a | n/a |
| $\mathbf{U}$ | 0.70 | 1.48 | n/a |
| F or "0": default | 0.65 | 1.30 | n/a |

Table 8. Vdd $=\boldsymbol{+ 2} .5 \mathrm{~V}$ Rise/Fall Times for Specific Cload $^{\text {LO }}$

| Rise/Fall Time Typ (ns) |  |  |  |
| :---: | :---: | :---: | :---: |
| Drive Strength $\backslash \mathbf{C}_{\text {LOAD }}$ | $\mathbf{5} \mathbf{~ p F}$ | $\mathbf{1 5} \mathbf{~ p F}$ | $\mathbf{3 0} \mathbf{~ p F}$ |
| $\mathbf{R}$ | 1.45 | $\mathrm{n} / \mathrm{a}$ | $\mathrm{n} / \mathrm{a}$ |
| $\mathbf{B}$ | 1.09 | $\mathrm{n} / \mathrm{a}$ | $\mathrm{n} / \mathrm{a}$ |
| $\mathbf{T}$ | 0.62 | 1.28 | $\mathrm{n} / \mathrm{a}$ |
| $\mathbf{E}$ | 0.54 | 1.00 | $\mathrm{n} / \mathrm{a}$ |
| U or "0": default | 0.43 | 0.96 | $\mathrm{n} / \mathrm{a}$ |
| F | 0.34 | 0.88 | $\mathrm{n} / \mathrm{a}$ |

Table 10. Vdd $=+3.0 \mathrm{~V}$ Rise/Fall Times for Specific Cload

| Rise/Fall Time Typ(ns) |  |  |  |
| :---: | :---: | :---: | :---: |
| Drive Strength $\backslash \mathbf{C}_{\text {LOAD }}$ | $\mathbf{5} \mathbf{~ p F}$ | $\mathbf{1 5} \mathbf{~ p F}$ | $\mathbf{3 0} \mathbf{~ p F}$ |
| $\mathbf{R}$ | 1.22 | $\mathrm{n} / \mathrm{a}$ | $\mathrm{n} / \mathrm{a}$ |
| $\mathbf{B}$ | 0.89 | $\mathrm{n} / \mathrm{a}$ | $\mathrm{n} / \mathrm{a}$ |
| T or "0": default | 0.51 | 1.00 | $\mathrm{n} / \mathrm{a}$ |
| E | 0.38 | 0.92 | $\mathrm{n} / \mathrm{a}$ |
| $\mathbf{U}$ | 0.30 | 0.83 | $\mathrm{n} / \mathrm{a}$ |
| F | 0.27 | 0.76 | 1.39 |

Table 11. Vdd $=+3.3$ V Rise/Fall Times for Specific $C_{\text {LOAD }}$

| Rise/Fall Time Typ(ns) |  |  |  |
| :---: | :---: | :---: | :---: |
| Drive Strength $\backslash$ CLOAD | $\mathbf{5} \mathbf{~ p F}$ | $\mathbf{1 5} \mathbf{~ p F}$ | $\mathbf{3 0} \mathbf{~ p F}$ |
| $\mathbf{R}$ | 1.16 | $\mathrm{n} / \mathrm{a}$ | $\mathrm{n} / \mathrm{a}$ |
| $\mathbf{B}$ | 0.81 | $\mathrm{n} / \mathrm{a}$ | $\mathrm{n} / \mathrm{a}$ |
| T or "0": default | 0.46 | 1.00 | $\mathrm{n} / \mathrm{a}$ |
| $\mathbf{E}$ | 0.33 | 0.87 | $\mathrm{n} / \mathrm{a}$ |
| $\mathbf{U}$ | 0.28 | 0.79 | 1.46 |
| F | 0.25 | 0.72 | 1.31 |

Note:
10. " $n / a$ " in Table 7 to Table 11 indicates that the resulting rise/fall time from the respective combination of the drive strength and output load does not provide rail-to-rail swing and is not available.

## Pin 3 Configuration Options (OE, $\overline{\mathrm{ST}}$ or NC)

Pin 3 of the MO2002 can be factory-programmed to support three modes: Output Enable (OE), standby (ST) or No Connect (NC). These modes can also be programmed with the Time Machine using field programmable devices.

## Output Enable (OE) Mode

In the OE mode, applying logic Low to the OE pin only disables the output driver and puts it in Hi-Z mode. The core of the device continues to operate normally. Power consumption is reduced due to the inactivity of the output. When the OE pin is pulled High, the output is typically enabledin $<1 \mu \mathrm{~s}$.

## Standby ( $\overline{\mathbf{S T}}$ ) Mode

In the $\overline{\text { ST }}$ mode, a device enters into the standby mode when Pin 3 pulled Low. All internal circuits of the device are turned off. The current is reduced to a standby current, typically in the range of a few $\mu \mathrm{A}$. When $\overline{\mathrm{ST}}$ is pulled High, the device goes through the "resume" process, which can take up to 5 ms .

## No Connect (NC) Mode

In the NC mode, the device always operates in its normal mode and outputs the specified frequency regardless of the logic level on pin 3.
Table 12 below summarizes the key relevant parameters in the operation of the device in $\mathrm{OE}, \overline{\mathrm{ST}}$, or NC mode.

Table 12. OE vs. ST vs. NC

|  | OE | $\overline{\text { ST }}$ | NC |
| :--- | :---: | :---: | :---: |
| Active current 125 MHz (max, +1.8 V ) | +5.6 mA | +5.6 mA | +5.6 mA |
| OE disable current (max. 1.8V) | +4.1 mA | $\mathrm{~N} / \mathrm{A}$ | $\mathrm{N} / \mathrm{A}$ |
| Standby current (typical 1.8V) | $\mathrm{N} / \mathrm{A}$ | $+0.6 \mu \mathrm{~A}$ | $\mathrm{~N} / \mathrm{A}$ |
| OE enable time at $125 \mathrm{MHz}(\mathrm{max})$ | 130 ns | $\mathrm{~N} / \mathrm{A}$ | $\mathrm{N} / \mathrm{A}$ |
| Resume time from standby <br> (max, all frequency) | $\mathrm{N} / \mathrm{A}$ | 5.0 ms | $\mathrm{~N} / \mathrm{A}$ |
| Output driver in OE disable/standby mode | High Z | weak <br> pull-down | $\mathrm{N} / \mathrm{A}$ |

## Output on Startup and Resume

The MO2002 comes with gated output. Its clock output is accurate to the rated frequency stability within the first pulse from initial device startup or resume from the standby mode.

In addition, the MO 2002 supports "no runt" pulses and "no glitch" output during startup or resume as shown in the waveform captures in Figure 17 and Figure 18.


Figure 17. Startup Waveform vs. Vdd


Figure 18. Startup Waveform vs. Vdd (Zoomed-in View of Figure 17)

Dimensions and Patterns
Package Size - Dimensions (Unit:mme ${ }^{[11]}$.

Notes:
11.Top marking: $Y$ denotes manufacturing origin and $X X X X$ denotes manufacturing lot number. The value of " $Y$ " will depend on the assembly location of the device.
12. A capacitor value of $0.1 \mu \mathrm{~F}$ between Vdd and GND is required.

Table 13. Dimension Table

| Symbol | Min. | Nom. | Max. |
| :---: | :---: | :---: | :---: |
| A | 0.90 | 1.27 | 1.45 |
| A1 | 0.00 | 0.07 | 0.15 |
| A2 | 0.90 | 1.20 | 1.30 |
| b | 0.30 | 0.35 | 0.50 |
| c | 0.14 | 0.15 | 0.20 |
| D | 2.75 | 2.90 | 3.05 |
| E | 2.60 | 2.80 | 3.00 |
| E1 | 1.45 | 1.60 | 1.75 |
| L | 0.30 | 0.38 | 0.55 |
| L1 | 0.25 REF |  |  |
| e | 0.95 BSC. |  |  |
| e1 | $0^{\circ}$ | 1.90 BSC. |  |
| a |  |  |  |

## Ordering Information



## Revision History

Table 15. Datasheet Version and Change Log

| Version | Release Date | Change Summary |
| :---: | :---: | :--- |
| 1.0 | $05 / 14 / 2015$ | Final Production Release. |
| 1.01 | $09 / 29 / 2015$ | • Revised the dimension table |
| 1.02 | $04 / 19 / 2018$ | • Changed Clock Generator to SOT23 Oscillator |

