# MO5021 1-220 MHz High Performance Differential (VC) TCXO



#### Feature

- Any frequency between 1 MHz and 220 MHz accurate to 6 decimal places
- LVPECL and LVDS output signaling types
- 0.6ps RMS phase jitter (random) over 12 kHz to 20 MHz bandwidth
- Frequency stability as low as ±5 ppm. Contact KDS for tighter stability options
- Industrial and extended commercial temperature ranges
- Industry-standard packages: 3.2 x 2.5, 5.0 x 3.2 and 7.0 x 5.0 mm
- For frequencies higher than 220 MHz, refer to MO5022 datasheet

# **Electrical Characteristics**

# **Applications**

- SATA, SAS, 10GB Ethernet, Fibre Channel, PCI-Express
- Networking, broadband, instrumentation



Parameters	Symbol	Min.	Тур.	Max.	Unit	Condition	
	L	VPECL an	d LVDS, C	ommon El	ectrical C	Characteristics	
		+2.97	+3.3	+3.63	V		
Supply Voltage	Vdd	+2.25	+2.5	+2.75	V		
		+2.25	-	+3.63	V	Termination schemes in Figures 1 and 2 - XX ordering code	
Output Frequency Range	f	1	Ι	220	MHz		
Initial Tolerance	F_init	-2.0	-	2.0	ppm	At +25°C after two reflows	
Stability Over Temperature	F_stab	-5.0	-	+5.0	ppm	Over operating temperature range at rated nominal power supply voltage and load. Contact KDS for tighter stability options.	
Supply Voltage	F_vdd	-	+50	-	ppb	±10% Vdd	
Output Load	F_load	-	+0.1	-	ppm	15 pF ±10% of load	
First Year Aging	F_aging1	-2.5	-	+2.5	ppm	+25°C	
10-year Aging	F_aging10	-5.0	-	+5.0	ppm	+25°C	
Operating Temperature Range	T_use	-40	-	+85	°C	Industrial	
operating reinperature range	'_use	-20	-	+70	°C	Extended Commercial	
Pull Range	PR	ť	12.5, ±25, ±5	50	ppm		
Upper Control Voltage	VC_U	Vdd-0.1	-	-	V	All Vdds. Voltage at which maximum deviation is guaranteed.	
Control Voltage Range	VC_L	-	-	+0.1	V		
Control Voltage Input Impedance	Z_vc	100	-	-	kΩ		
Frequency Change Polarity	-	F	Positive slop	e	-		
Control Voltage -3dB Bandwidth	V_BW	-	-	8	kHz		
Input Voltage High	VIH	70%	-	-	Vdd	Pin 1, OE or ST	
Input Voltage Low	VIL	-	-	30%	Vdd	Pin 1, OE or ST	
Input Pull-up Impedance	Z_in	_	100	250	kΩ	Pin 1, OE logic high or logic low, or ST logic high	
		2.0	-	_	MΩ	Pin 1, ST logic low	
Start-up Time	T_start	-	6.0	10	ms	Measured from the time Vdd reaches its rated minimum va	
Resume Time	T_resume	_	6.0	10	ms	In Standby mode, measured from the time ST pin crosses	
Duty Cycle	DC	45	-	55	%	Contact KDS for tighter dutycycle	
		1		C and AC C	haracter		
Current Consumption	ldd	_	+61	+69	mA	Excluding Load Termination Current, Vdd = +3.3V or +2.5V	
OE Disable Supply Current	I OE	_	-	+35	mA	OE = Low	
Output Disable Leakage Current	l leak	_	_	+1.0	μA	OE = Low	
Standby Current	I_std	_	_	+100	μΑ	ST = Low, for all Vdds	
Maximum Output Current	I driver	_	_	+30	mA	Maximum average current drawn from OUT+ or OUT-	
Output High Voltage	VOH	Vdd-1.1	_	Vdd-0.7	V	See Figure 1(a)	
Output Low Voltage	VOL	Vdd-1.9	_	Vdd-1.5	V	See Figure 1(a)	
Output Differential Voltage Swing	V Swing	+1.2	+1.6	+2.0	V	See Figure 1(b)	
Rise/Fall Time	Tr, Tf	-	300	500	ps	20% to 80%, see Figure 1(a)	
OE Enable/Disable Time	T_oe	_	_	115	ns	$f = 212.5 \text{ MHz} - \text{For other frequencies}, T_oe = 100 \text{ ns} + 3 \text{ period}$	
		_	1.2	1.7	ps	f = 100  MHz, VDD = +3.3 V  or  +2.5 V	
RMS Period Jitter	T_jitt	_	1.2	1.7	ps ps	f = 156.25 MHz, VDD = +3.3V or +2.5V	
	, "Thr	_	1.2	1.7	ps ps	f = 212.5  MHz, VDD = +3.3 V of  +2.5 V	
RMS Phase Jitter (random)	T_phj	_	0.6	0.85	ps ps	f = 156.25 MHz, Integration bandwidth = 12 kHz to 20 MHz, all Vdds	



### Electrical Characteristics(continued)

Parameters	Symbol	Min.	Тур.	Max.	Unit	Condition
LVDS, DC and AC Characteristics						
Current Consumption	ldd	-	+47	+55	mA	Excluding Load Termination Current, Vdd = +3.3V or +2.5V
OE Disable Supply Current	I_OE	-	-	+35	mA	OE = Low
Differential Output Voltage	VOD	+250	+350	+450	mV	See Figure 2
Output Disable Leakage Current	I_leak	-	-	+1.0	μΑ	OE = Low
Standby Current	I_std	-	-	+100	μΑ	ST = Low, for all Vdds
VOD Magnitude Change	ΔVOD	-	-	+50	mV	See Figure 2
Offset Voltage	VOS	+1.125	+1.2	+1.375	V	See Figure 2
VOS Magnitude Change	ΔVOS	-	-	+50	mV	See Figure 2
Rise/Fall Time	Tr, Tf	-	495	600	ps	20% to 80%, see Figure 2
OE Enable/Disable Time	T_oe	-	-	115	ns	f = 212.5 MHz - For other frequencies, T_oe = 100ns + 3 period
		-	1.2	1.7	ps	f = 100 MHz, VDD = +3.3V or +2.5V
RMS Period Jitter	T_jitt	-	1.2	1.7	ps	f = 156.25 MHz, VDD = +3.3V or +2.5V
		-	1.2	1.7	ps	f = 212.5 MHz, VDD = +3.3V or +2.5V
RMS Phase Jitter (random)	T_phj	-	0.6	0.85	ps	f = 156.25 MHz, Integration bandwidth = 12 kHz to 20 MHz, all Vdds

# **Pin Description**

Pin	Мар		Functionality	
		V Control	Voltage control	Top View
1	VC / OE / ST	Output Enable	H or Open: specified frequency output L: output is high impedance	VC/OE/ST
S	Standby	H or Open: specified frequency output L: Device goes to sleep mode. Supply current reduces to I_std.		
2	NC	NA	No Connect; Leave it floating or connect to GND for better heat dissipation	NC 2 5 OUT-
3	GND	Power	VDD Power Supply Ground	,
4	OUT+	Output	Oscillator output	GND 3 4 OUT+
5	OUT-	Output	Complementary oscillator output	
6	VDD	Power	Power supply voltage	l

# **Absolute Maximum**

Attempted operation outside the absolute maximum ratings may cause permanent damage to the part. Actual performance of the IC is only guaranteed within the operational specifications, not at absolute maximum ratings.

Parameter	Min.	Max.	Unit
Storage Temperature	-65	+150	°C
VDD	-0.5	+4.0	V
Electrostatic Discharge (HBM)	-	+2000	V
Soldering Temperature (follow standard Pb free soldering guidelines)	-	+260	°C

### **Thermal Consideration**

Package	θJA, 4 Layer Board (°C/W)	θJC, Bottom (°C/W)
7050, 6-pin	142	27
5032, 6-pin	97	20
3225, 6-pin	109	20

# **Environmental Compliance**

Parameter	Condition/Test Method
Mechanical Shock	MIL-STD-883F, Method2002
Mechanical Vibration	MIL-STD-883F, Method2007
Temperature Cycle	JESD22, Method A104
Solderability	MIL-STD-883F, Method2003
Moisture Sensitivity Level	MSL1 @ +260°C



# **Waveform Diagrams**




Figure 1(a). LVPECL Voltage Levels per Differential Pin (OUT+/OUT-)




Figure 1(b). LVPECL Voltage Levels across Differential Pair




Figure 2. LVDS Voltage Levels per Differential Pin (OUT+/OUT-)



# **Termination Diagrams**

LVPECL:






Figure 3. LVPECL Typical Termination











LVDS:





Figure 6. LVDS Single Termination (Load Terminated)



# **Dimensions and Patterns**




#### Notes:

1. Top Marking: Y denotes manufacturing origin and XXXX denotes manufacturing lot number. The value of "Y" will depend on the assembly location of the device.

2. A capacitor of value 0.1  $\mu\text{F}$  between Vdd and GND is recommended.



### **Ordering Information**



#### Note:

3. Contact KDS for tighter stability options.

# Ordering Codes for Supported Tape & Reel Packing Method

Device Size	12 mm T&R (3ku)	12 mm T&R (1ku)	12 mm T&R (250u)	16 mm T&R (3ku)	16 mm T&R (1ku)	16 mm T&R (250u)
7.0 x 5.0 mm	-	-	-	-	Y	Х
5.0 x 3.2 mm	-	Y	Х	-	-	-
3.2 x 2.5 mm	Т	Y	Х	-	-	-

### **Frequencies Not Supported**

Range 1: From 209.000001 MHz to 210.999999 MHz



# **Revision History**

Version	Release Date	Change Summary			
1.2	8/20/13	Original			
1.3	12/16/13	Added input specifications, LVPECL/LVDS waveforms, packaging T&R options			
1.4	12/11/14	Modified Thermal Consideration values and Pin Configuration table (pin 1) and drawing			
1.5	11/12/15	<ul> <li>Revised stability over temperature and first year aging values in the electrical characteristics table</li> <li>Revised frequency stability and supply voltage options</li> </ul>			