

## Description

The MO8021 is the industry's smallest and the lowest power MHz oscillator. With 0.1 mW of active power consumption at 3.072 MHz output frequency, this  $\mu$ Power oscillator enables longer battery life for a wearable, IoT or mobile device compared to a quartz-based oscillator or resonator.

The device comes in the smallest 1.5 mm x 0.8 mm package. The unique combination of ultra-low power, ultra-small package and flexible output frequency makes it ideal for power sensitive and space constrained applications.

# Applications

- Tablets
- Fitness bands
- Health and medical monitoring
- Wearables
- Portable audio
- Input devices
- IoT devices

# **Electrical Specifications**

### **Table 1. Electrical Characteristics**

# All Min and Max limits are specified over temperature and rated operating voltage with 15 pF output load unless otherwise stated. Typical values are at +25°C and nominal supply voltage.

Features

multiple loads

Antimony-free

Ultra-light weight of 1.28 mg

.

.

.

Ultra-low current consumption of 60 µA at 3.072 MHz

Programmable output drive strength for best EMI or driving

RoHS and REACH compliant, Pb-free, Halogen-free and

1 to 26 MHz with 6 decimal places of accuracy

Operating temperature from -40°C to 85°C.

Frequency stability as low as ±100 ppm.

Ultra-small 1.5 mm x 0.8 mm package

Parameters	Symbol	Min.	Тур.	Max.	Unit	Condition
			Fr	equency Ran	ge	
Output Frequency Range	f	1.000000		26.000000	MHz	
			Frequen	cy Stability a	nd Aging	
Initial Tolerance	f_tol	-15	-	+15	ppm	Frequency offset at +25°C post reflow
Frequency Stability	f_stab	-100	-	+100	ppm	Inclusive of initial tolerance, and variations over operating temperature, rated power supply voltage and output load. Contact KDS for ±25 or ±50 ppmoptions.
First Year Aging	f_1year	-3		+3	ppm	at +25°C
			Operatir	ng Temperatu	reRange	
Operating Temperature Range	T_use	-20	-	+70	°C	Extended Commercial
		-40	-	+85	°C	Industrial. Contact KDS for -40°C to +105°C option.
		Su	oply Voltag	e and Current	Consum	otion
Supply Voltage	VDD	+1.62	+1.8	+1.98	V	
		+2.25	-	+3.63		Any voltage from +2.25 to +3.63V
Current Consumption <sup>[1,3]</sup>	IDD	-	+60	-	μΑ	f = 3.072 MHz, Vdd = +1.8V, no load
		-	+110	+130	μΑ	f = 6.144 MHz, Vdd = +1.8V, no load
		-	+230	+270	μA	f = 6.144 MHz, Vdd = +1.8V, 10 pF load
		-	-	+160	μA	f = 6.144 MHz, Vdd = +2.25 to +3.63V, no load
		-	+160	-	μA	f = 12 MHz, Vdd = +1.8V, no load
Standby Current <sup>[3]</sup>	I_std	-	+0.7	+1.3	μA	Vdd = +1.8V, ST pin = HIGH, output is weakly pulled down
		-	-	+1.5	μΑ	Vdd = +2.25 to +3.63V, ST pin = HIGH, output is weakly pulled down





### Table 1. Electrical Characteristics (continuous)

Parameters	Symbol	Min.	Тур.	Max.	Unit	Condition
			LVCMOS	Output Char	acteristics	·
Duty Cycle	DC	45	-	55	%	
Rise/Fall Time <sup>[3]</sup>	T_r, T_f	-	4	8	ns	Vdd = +1.8V, 20% - 80%. Contact KDS for other programmable rise/fall options
		-	-	8	ns	Vdd = +2.25 to +3.63V, 20% - 80%. Contact KDS for other programmable rise/fall options
Output High Voltage	VOH	90%	-	-	VDD	IOH = -0.5 mA (Vdd = +1.8V) IOH = -1.2 mA (Vdd = +2.25 to +3.63V)
Output Low Voltage	VOL	-	-	10%	VDD	IOL = +0.5 mA (Vdd = +1.8V) IOL = +1.2 mA (Vdd = +2.25 to +3.63V)
			Inp	ut Characteri	stics	·
Input High Voltage	VIH	80%	-	-	VDD	
Input Low Voltage	VIL	-	-	20%	VDD	
Input Slew Rate	In-slew	10	-	-	V/µs	
Input Pull-down Impedance	Z_in	300	-	-	kΩ	Active mode (ST pin = LOW), Vdd = +1.8V
		270	-	-	kΩ	Active mode (ST pin =LOW), Vdd = +2.25 to +3.63V
		2.5	-	-	MΩ	Standby mode (ST pin =HIGH), Vdd = +1.8V
		1.3	-	-	MΩ	Standby mode (ST pin = HIGH), Vdd = +2.25 to +3.63V
			Startup, Sta	Indby and Re	sume Timi	ng
Startup Time	T_start	-	75	150	ms	Measured from the time VDD reaches 90% of its final value
Standby Time	T_stdby	-	-	20	μs	Measured from the time ST pin crosses 50% threshold
Resume Time	T_resume	-	2	3	ms	Measured from the time ST pin crosses 50% threshold
				Jitter		
RMS Period Jitter <sup>[3]</sup>	T_jitt	_	75	110	ps	f = 6.144 MHz, Vdd = +1.8V
		-	-	110	ps	f = 6.144 MHz, Vdd = +2.25 to +3.63V
RMS Phase Jitter <sup>[3]</sup>	T_phj	-	0.8	2.5	ns	f = 6.144 MHz, Vdd = +1.8V
						Integration bandwidth = 100 Hz to 40 kHz <sup>[2]</sup>
		_	_	2.5	ns	f = 6.144 MHz, Vdd = +2.25 to +3.63V Integration bandwidth = 100 Hz to 40 kHz <sup>[2]</sup>

Notes:

1. Current consumption with load is a function of the output frequency and output load. For any given output frequency, the capacitive loading will increase current consumption equal to C\_load\*VDD\*f(MHz).

2. Max spec inclusive of 25 mV peak-to-peak sinusoidal noise on VDD. Noise frequency 100 Hz to 20 MHz.

3. Refer to the performance plot section for typical values at +2.5, +2.8, +3.0, +3.3 V condition

### **Table 2. Pin Description**

Pin	Symbol	Functionality		
1	ST	Input	L: Specified frequency output H: Output is low (weak pull down). Device goes to the standby mode. Supply current reduces to I_std.	
2	OUT	Output	LVCMOS clock output	
3	VDD	Power	Supply voltage. Bypass with a 0.01µF X7R capacitor.	
4	GND	Power	Connect to ground	




Figure 1. Pin Assignments



### Table 3. Absolute Maximum Limits


Attempted operation outside the absolute maximum ratings may cause permanent damage to the part.

Actual performance of the IC is only guaranteed within the operational specifications, not at absolute maximum ratings.

Parameter	Test Condition	Value	Unit
Continuous Power Supply Voltage Range (VDD)		-0.5 to +3.63	V
Short Duration Maximum Power Supply Voltage (VDD)	<30 seconds	+4.0	V
Continuous Maximum Operating Temperature		+105	°C
Short Duration Maximum Operating Temperature	≤30 seconds	+125	°C
Human Body Model (HBM) ESD Protection	JESD22-A115	+2000	V
Charge-Device Model (CDM) ESD Protection	JESD22-C101	+750	V
Machine Model (MM) ESD Protection	T <sub>A</sub> = 25°C	+200	V
Latch-up Tolerance	JESD78 Co	mpliant	
Mechanical Shock Resistance	MII 883, Method 2002	10,000	g
Mechanical Vibration Resistance	MII 883, Method 2007	70	g
1508 CSP Junction Temperature		+150	°C
StorageTemperature		-65 to +150	°C
Soldering Temperature (follow standard Pb free soldering guidelines)	_	+260	°C



### **Block Diagram**





### **Device Operating Modes and Outputs**

The MO8021 supports a  $\leq 0.7 \ \mu$ A standby mode for batterypowered and other power sensitive applications. The switching between the active and standby modes is controlled by the logic level on the ST pin as shown in the tablebelow.

Table 4.	Operating	Modes	and (	Output States
	oporating	moaco	und v	output otutoo

ST Pin	MODE	OUTPUT	IDD Example
LOW	Active	Specified frequency	+60 µA @ 3.072 MHz
FLOAT	Active with 200 kΩ internal pull-down	Specified frequency	+60 µA @ 3.072 MHz
HIGH	Standby	Hi-Z, pulled-down with 1 MΩ impedence	+1.3 µA

#### Active Mode

The MO8021 operates in the active mode when the ST pin is at logic LOW or FLOAT. In the active mode, the device uses the on-chip frequency synthesizer to generate an output from the internal MEMS resonator reference. The frequency of the output is factory programmed based on the device ordering code.

#### Standby Mode

The MO8021 operates in the standby mode when the ST pin is at logic HIGH. In the standby mode, all internal circuits with the exception of the MEMS oscillator circuit and the ST pin detection logic are turned off to reduce power consumption. While in standby mode, the input impedance of the ST pin is increased to further reduce system-level power consumption.

The output driver of the device in the standby mode is pulled-down with 1  $M\Omega$  impedance.

#### **Output During Startup and Resume**

The MO8021 starts up with the output disabled. The output is enabled once all internal circuit blocks are active, and logic LOW or FLOAT is detected on the ST pin.

As shown in Table 4, logic HIGH at the ST pin forces the MO8021 into the "standby" state, causing the output to disable. Upon pulling the ST pin LOW, the device enters the "resume" state, keeping the output disabled. Once the "resume" state ends, the device output enables.

The first clock pulse after startup or resume is accurate to the rated stability.

#### Low Power Design Guidelines

For high EM noise environments, we recommend the following design guidelines:


- Place oscillator as far away from EM noise sources as possible (e.g., high-voltage switching regulators, motor drive control).
- Route noisy PCB traces, such as digital data lines or high di/dt power supply lines, away from the KDS oscillator.
- Place a solid GND plane underneath the KDS oscillator to shield the oscillator from noisy traces on the other board layers.

#### Manufacturing Guidelines


- No Ultrasonic or Megasonic Cleaning: Do not subject the MO8021 to an ultrasonic or megasonic cleaning environment. Permanent damage or long-term reliability issues to the device may occur in such an event.
- Applying board-level underfill (BLUF) to the device is acceptable, but will cause a slight shift of few PPM in the initial frequency tolerance. Tested with UF3810, UF3808, and FP4530 underfill.
- Reflow profile, per JESD22-A113D.
- For additional manufacturing guidelines and marking/tapereel instructions, contact KDS.




# **Test Circuits**



**Figure 3. Test Circuit** 






#### Note:


4. Duty Cycle is computed as Duty Cycle =TH/Period.

# **Timing Diagram**




T\_start: Time to valid clock output from power on





T\_resume: Time to valid clock output from the time ST pin crosses 50% threshold

#### Figure 6. Resume Timing<sup>[5,6]</sup>



ST pin crosses 50% threshold

#### Figure 7. Standby Timing<sup>[5]</sup>

#### Notes:

5. MO8021 supports "no runt" pulses and "no glitch" output during startup or resume.

6. MO8021 supports gated output which is accurate within rated frequency stability from the first cycle.



### Performance Plots<sup>[7]</sup>




Figure 8. Idd vs Frequency without load




Figure 10. Frequency vs Temperature




Figure 12. Duty Cycle vs Frequency




Figure 9. Idd vs Frequency with 10pF load




Figure 11. RMS Period Jitter vs Frequency




Figure 13. RMS Phase Jitter Random vs Frequency<sup>[8]</sup>



# Performance Plots<sup>[7]</sup>




Figure 14. Rise Time vs Temperature<sup>[9]</sup>





Figure 15. Fall Time vs Temperature<sup>[9]</sup>

#### Notes:

- 7. All data is measured at room temperature, unless otherwise stated.
- 8. Integration range is from 100 Hz to 40 kHz.
- 9. Data is measured with 15pF load.



## **Dimensions and Patterns**





### **Ordering Information**

M O 8 0 2 1	<u>CL4-C</u>	0 <u>M</u> - <u>1 8 S 0</u> - <u>0 0 0 6</u>	1 4 4 4 0 0 D
Part Family MO8021"			Packing "E" 8mm Tape & Reel, 1ku reel
Tempeature Range D" Ext. Commercial -20°C to +70°C I" Industrial -40°C to +85°C			"D" 8mm Tape & Reel, 3ku reel
<b>Package Size</b> "L4" 1.5 x 0.8 mm CSP			Frequency Refer to frequency list below (Table 5) cf.) 1.000000MHz -> "0001000000" 26.000000MHz -> "0026000000"
Signaling Type 'C" LVCMOS			<b>Function</b> "0" No Function
<b>Output Drive Strength<sup>[10]</sup></b> '0": Default	]		Feature Pin (#1 pin) "S" Standby
Frequency Stability "M"±100ppm			Supply Voltage "18" +1.8V ±10% "XX" +2.25V to +3.63 V

#### Notes:

10. Contact KDS for other drive strength options that result in different rise/fall time for any given output load.

### Table 5. List of Standard Frequencies [11]

[	2.048 MHz	4 MHz	6.144 MHz	8 MHz	12 MHz	12.288 MHz	16 MHz
	19.2 MHz	24 MHz	26 MHz				

#### Notes:

11. All frequencies from 1 to 26 MHz are in production. Contact your KDS for minimum order quantity requirement.



# **Revision History**

### Table 5. Datasheet Version and ChangeLog

Version	Release Date	Change Summary
0.1	12/15/2014	Advance Information
0.2	1/27/2015	<ul> <li>Updated CSP dimension tolerance</li> <li>Removed 2.0 mm x 1.6 mm package</li> <li>Changed to 6.144 MHz as the reference frequency for jitter, IDD and other relevant parameters</li> <li>Changed resume time (max) to 5 ms</li> <li>Changed the parameter PSNR to Power Supply Noise Sensitivity and specified in RMS</li> </ul>
0.3	3/31/2015	<ul> <li>Changed VIL and VIH values in the ECtable</li> <li>Reduced standby time in the ECtable</li> <li>Revised phase jitter condition to include power supply noise sensitivity</li> <li>Removed power supply noise spec</li> </ul>
0.9	5/22/2015	<ul> <li>Added typical values for active and standbycurrent</li> <li>Added current consumption for additional frequencies</li> <li>Changed ±50 ppm option to Contact KDS</li> <li>Added manufacturing guideline</li> <li>Other miscellaneous format and footnote changes</li> </ul>
1.0	11/18/2015	<ul> <li>Revised initial tolerance, current consumption, standby current, input high/low voltage, input pull-down impedance, startup/resume time and RMS period/phase jitter in Table.1</li> <li>Added performance plots</li> </ul>
1.1	2/19/2016	Added 10 Standard frequencies to the ordering information
1.11	9/16/2016	Updated the table.5 list of standard frequencies
1.2	9/28/2017	<ul> <li>Added +2.25 to +3.63V supply voltage option</li> <li>Added package dimension table to the dimensions and patterns section</li> </ul>