### 1-220 MHz High Performance Differential Oscillator



#### **Features**

- Any frequency between 1 MHz and 220 MHz accurate to 6 decimal places
- LVPECL and LVDS output signaling types
- 0.6ps RMS phase jitter (random) over 12 kHz to 20 MHz bandwidth
- Frequency stability as low as ±10 ppm
- Industrial and extended commercial temperature ranges
- Industry-standard packages: 3.2x2.5, 5.0x3.2 and 7.0x5.0 mmxmm
- For frequencies higher than 220 MHz, refer to MO9122 datasheet

#### **Applications**

- 10GB Ethernet, SONET, SATA, SAS, Fibre Channel, PCI-Express
- Telecom, networking, instrumentation, storage, servers





Pb-Free

RoHS Compliant

#### **Electrical Characteristics**

Parameter and Conditions	Symbol	Min.	Тур.	Max.	Unit	Condition		
LVPECL and LVDS, Common Electrical Characteristics								
		+2.97	+3.3	+3.63	V			
Supply Voltage	Vdd	+2.25	+2.5	+2.75	V			
,		+2.25	-	+3.63	V	Termination schemes in Figures 1 and 2 - XX ordering code		
Output Frequency Range	f	1	1	220	MHz			
		-10	-	+10	ppm			
		-20	1	+20	ppm	Inclusive of initial televance, approximate approximat		
Frequency Stability	F_stab	-25	-	+25	ppm	<ul> <li>Inclusive of initial tolerance, operating temperature, rated power supply voltage, and load variations</li> </ul>		
		-50	-	+50	ppm	1		
First Year Aging	F_aging1	-2.0	-	+2.0	ppm	+25°C		
10-year Aging	F_aging10	-5.0	-	+5.0	ppm	+25°C		
	_	-40	-	+85	°C	Industrial		
Operating Temperature Range	T_use	-20	1	+70	°C	Extended Commercial		
Input Voltage High	VIH	70%	_	-	Vdd	Pin 1, OE or ST		
Input Voltage Low	VIL	-	-	30%	Vdd	Pin 1, OE or ST		
	***	_	100	250	kΩ	Pin 1, OE logic high or logic low, or ST logic high		
Input Pull-up Impedance	Z_in	2.0	_	_	ΜΩ	Pin 1, ST logic low		
Ota da a Timo	<b>-</b>	2.0	0.0	40				
Start-up Time	Start-up Time T_start		6.0	10	ms	Measured from the time Vdd reaches its rated minimum value.		
Resume Time	T_resume	_	6.0	10	ms	In Standby mode, measured from the time ST pin		
Duty Cycle	DC	45		55	%	crosses 50% threshold.  Contact KDS for tighter dutycycle		
LVPECL, DC and AC Characteristics								
						Excluding Load Termination Current, Vdd = +3.3V or +2.5V		
OE Disable Supply Current	I OE	_	-	+35	mA	OE = Low		
Output Disable Leakage Current	I_leak	-	_	+1.0	μA	OE = Low		
Standby Current	I_std	_	_	+100	μA	ST = Low, for all Vdds		
Maximum Output Current	I driver	_	_	+30	mA	Maximum average current drawn from OUT+ or OUT-		
Output High Voltage	VOH	Vdd-1.1	_	Vdd-0.7	V	See Figure 1(a)		
Output Low Voltage	VOL	Vdd-1.9		Vdd-1.5	V	See Figure 1(a)		
Output Differential Voltage Swing	V_Swing	+1.2	+1.6	+2.0	V	See Figure 1(b)		
Rise/Fall Time	Tr, Tf	-	300	700	ps	20% to 80%, see Figure 1(a)		
OE Enable/Disable Time	T oe	_	-	115	ns	f = 212.5 MHz - For other frequencies, T_oe = 100ns + 3 period		
12 22 2 2 2		-	1.2	1.7	ps	f = 100 MHz, Vdd = +3.3V or +2.5V		
RMS Period Jitter	T_jitt	ı	1.2	1.7	ps	f = 156.25 MHz, Vdd = +3.3V or+2.5V		
		ı	1.2	1.7	ps	f = 212.5 MHz, Vdd = +3.3V or +2.5V		
RMS Phase Jitter (random)	T_phj	_	0.6	0.85	ps	f = 156.25 MHz, Integration bandwidth = 12 kHz to 20 MHz, all Vdds		
LVDS, DC and AC Characteristics								
Current Consumption	Idd	_	+47	+55	mA	Excluding Load Termination Current, Vdd = +3.3V or +2.5V		
OE Disable Supply Current	I_OE	-	-	+35	mA	OE = Low		
Differential Output Voltage	VOD	+250	+350	+450	mV	See Figure 2		
						-		




#### **Electrical Characteristics**(continued)

Parameter and Conditions	Symbol	Min.	Тур.	Max.	Unit	Condition	
LVDS, DC and AC Characteristics (continued)							
Output Disable Leakage Current         I_leak         -         +1.0         μA         OE = Low				OE = Low			
Standby Current	I_std	ı	ı	+100	μA	ST = Low, for all Vdds	
VOD Magnitude Change	$\Delta VOD$	ı	ı	+50	mV	See Figure 2	
Offset Voltage	VOS	+1.125	+1.2	+1.375	V	See Figure 2	
VOS Magnitude Change	ΔVOS	-		+50	mV	See Figure 2	
Rise/Fall Time	Tr, Tf	-	495	700	ps	20% to 80%, see Figure 2	
OE Enable/Disable Time	T_oe	-	-	115	ns	f = 212.5 MHz - For other frequencies, T_oe = 100ns + 3 period	
		ı	1.2	1.7	ps	f = 100 MHz, Vdd = +3.3V or +2.5V	
RMS Period Jitter	T_jitt	ı	1.2	1.7	ps	f = 156.25 MHz, Vdd = +3.3V or +2.5V	
		-	1.2	1.7	ps	f = 212.5 MHz, Vdd = +3.3V or+2.5V	
RMS Phase Jitter (random)	T_phj	-	0.6	0.85	ps	os	

#### **Pin Description**

Pin	Мар	Functionality				
	OE	Input	H or Open: specified frequency output L: output is high impedance			
1	ST	Input	H or Open: specified frequency output L: Device goes to sleep mode. Supply current reduces to I_std.			
2	NC	NA	No Connect; Leave it floating or connect to GND for better heat dissipation			
3	GND	Power	VDD Power Supply Ground			
4	OUT+	Output	Oscillator output			
5	OUT-	Output	Complementary oscillator output			
6	VDD	Power	Power supply voltage			



#### **Absolute Maximum**

Attempted operation outside the absolute maximum ratings may cause permanent damage to the part. Actual performance of the IC is only guaranteed within the operational specifications, not at absolute maximum ratings.

Parameter	Min.	Max.	Unit
Storage Temperature	-65	+150	°C
VDD	-0.5	+4.0	V
Electrostatic Discharge (HBM)	-	+2000	V
Soldering Temperature (follow standard Pb free soldering guidelines)	_	+260	°C

#### **Thermal Consideration**

Package	θJA, 4 Layer Board (°C/W)	θJC, Bottom (°C/W)		
7050, 6-pin	142	27		
5032, 6-pin	97	20		
3225, 6-pin	109	20		

#### **Environmental Compliance**

Parameter	Condition/Test Method
Mechanical Shock	MIL-STD-883F, Method2002
Mechanical Vibration	MIL-STD-883F, Method2007
Temperature Cycle	JESD22, Method A104
Solderability	MIL-STD-883F, Method2003
Moisture Sensitivity Level	MSL1 @ 260°C



### **Waveform Diagrams**




Figure 1(a). LVPECL Voltage Levels per Differential Pin (OUT+/OUT-)




Figure 1(b). LVPECL Voltage Levels Across Differential Pair




Figure 2. LVDS Voltage Levels per Differential Pin (OUT+/OUT-)



#### **Termination Diagrams**

#### LVPECL:




Figure 3. LVPECL Typical Termination




Figure 4. LVPECL AC Coupled Termination




Figure 5. LVPECL with Thevenin Typical Termination



#### LVDS:





Figure 6. LVDS Single Termination (Load Terminated)



#### **Dimensions and Patterns**




#### Notes:

- Top Marking: Y denotes manufacturing origin and XXXX denotes manufacturing lot number. The value of "Y" will depend on the assembly location of the device.
   A capacitor of value 0.1 µF between Vdd and GND is recommended.



#### **Ordering Information**



### **Ordering Codes for Supported Tape & Reel Packing Method**

Device Size	8 mm T&R (3ku)	8 mm T&R (1ku)	8 mm T&R (250u)	12 mm T&R (1ku)	12 mm T&R (250u)	16 mm T&R (1ku)	16 mm T&R (250u)
7.0 x 5.0 mm	-	_	-	-	-	Υ	Х
5.0 x 3.2 mm	-	-	-	Y	Х	-	-
3.2 x 2.5 mm	D	Е	G	-	-	-	_

#### **Frequencies Not Supported**

Range 1: From 209.000001 MHz to 210.999999 MHz

# MO9121 1-220 MHz High Performance Differential Oscillator



## **Revision History**

Version	Release Date	Change Summary
1.01	2/20/13	Original
1.02	12/3/13	Added input specifications, LVPECL/LVDS waveforms, packaging T&R options
1.03	2/6/14	Added 8mm T&R option and ±10 ppm
1.04	4/8/14	Included 1.8V option for LVDS output only
1.05	7/30/14	Included Thermal Consideration table
1.06	10/20/14	Modified Thermal Consideration values. Preliminary removed from the title
1.07	1/4/16	Removed 1.8V option